# High Speed Modified Booth’s Multiplier for Signed and Unsigned Numbers 

Manish Chaudhary ${ }^{1}$, Mandeep Singh Narula ${ }^{2}$<br>${ }^{1}$ M.Tech (ECE), ITM University, Gurgaon, Haryana<br>${ }^{2}$ Assistant Professor (Dept. of EECE), ITM University, Gurgaon, Haryana<br>('chaudhary.manish89@gmail.com, ${ }^{2}$ msnarula@itmindia.edu)


#### Abstract

In this paper, we have designed a signed booth's multiplier as well as an unsigned booth's multiplier for 4 bit, 8 bit and 16 bits performing multiplication on signed and unsigned number. The implementation is done through Verilog on xiling 12.4 platform which provide diversity in calculating the various parameters. The unsigned booth multiplication is implemented by doing some modification in the booth's multiplication algorithm. In this paper we have tried to explain the modification done in booth's algorithm for signed and unsigned numbers by dividing it in to five steps. The array structures of signed and unsigned multipliers obtained from RTL Synthesis are shown. Different parameters like Power, CPU Usage, simulation etc have been compared for both signed and unsigned multipliers.


Keywords-verilog; booth; signed multiplier; unsigned multiplier

## I. Introduction

Multiplication is an essential arithmetic operation and its applications are dated several decades back in time. Earlier ALU's adders were used to perform the multiplication originally. As the applications of Array multipliers were introduced the clock rates increased as well as timing constrains became austere. Ever since then methods to implement multiplication are proposed which are more sophisticated [1-4]. As known the use of multiplication operation in digital computing and digital electronics is very intense especially in the field of multimedia and digital signal processing (DSP) applications [6]. There are mainly three stages to perform multiplication: The first stage mainly consists of generating the partial products which are generated through an array of AND gates; Second stage consist of reducing the partial products by the use of partial product reduction schemes; and finally the product is obtained by adding the partial products [5].

The multiplication can be performed on: 1) Signed Numbers; 2) Unsigned Numbers. Signed multiplication a binary number of either sign (two numbers whose sign may are not necessarily positive) may be multiplied. But, in signed multiplication the sign-extension for negative multiplicands is not usable for negative multipliers and there are large numbers of summands due to the large sequence of 1 's in multiplier.

Unsigned multiplication binary number (whose sign is positive) is multiplied.

In the figure 1 we have seen the partial product array of signed and unsigned binary multiplication and the difference in their procedure of being multiplied and the calculation of the final product. Figure1 (a) in this we have firstly produced the eight partial products through on-bit multiplication, one for each bit in multiplicand. Once, the partial products are obtained then they are all added to get the final product.

Figure1 (b) Here, if one of the variable is signed integer, then there would be sign-extension in the partial products before summing. In this the array is modified by inverting several of the products which support two's compliment. ( $\sim \mathrm{p}$ denotes compliment). The one's compliment sequence that is been followed by the non-complimented bits are substituted to avoid sign-extension in the final step. Here in part(b) of figure 1 the last line the non complimented bits are being followed by the complimented bits this is due to the subtraction of this term as they all will start to negate out.

The Booth's algorithm is powerful for signed number multiplication (larger multiplier, lager number of multiplicands to be added). It performs multiplication by performing 2'compliment and the regular shift and adds process. As due to the extra partial bit at the least significant bit position there is irregularity produced in the array. It is seen that in booth technique if the operands are large (bit numbers) and there is a long sequence of 1 's it is advantageous.

The booth's algorithm for multiplication can be modified to perform unsigned multiplication along with signed multiplication. We have done some basic changes in the algorithm to obtain the result of signed-unsigned multipliers. After implementing the signed booth multiplier and unsigned booth multiplier for 4,8 and 16 bits binary numbers we have compared their parameters (power usage, current leakage, CPU usage, and memory usage) results with each other. $\mathrm{p}[15] \mathrm{p}[14] \mathrm{p}[13] \mathrm{p}[12] \mathrm{p}[11] \mathrm{p}[10] \mathrm{p}[9] \mathrm{p}[8] \mathrm{p}[7] \mathrm{p}[6] \mathrm{p}[5] \mathrm{p}[4] \mathrm{p}[3] \mathrm{p}[2] \mathrm{p}[1] \mathrm{p}[0]$ (a)

$$
\begin{array}{r}
1 \sim \sim \mathrm{p} 0[7] \mathrm{p} 0[6] \mathrm{p} 0[5] \mathrm{p} 0[4] \mathrm{p} 0[3] \mathrm{p} 0[2] \mathrm{p} 0[1] \mathrm{p} 0[0] \\
\sim \mathrm{p} 1[7]+\mathrm{p} 1[6]+\mathrm{p} 1[5]+\mathrm{p} 1[4]+\mathrm{p} 1[3]+\mathrm{p} 1[2]+\mathrm{p} 1[1]+\mathrm{p} 1[0]
\end{array} 0
$$

$$
\begin{equation*}
\mathrm{p}[15] \mathrm{p}[14] \mathrm{p}[13] \mathrm{p}[12] \mathrm{p}[11] \mathrm{p}[10] \mathrm{p}[9] \mathrm{p}[8] \mathrm{p}[7] \mathrm{p}[6] \mathrm{p}[5] \mathrm{p}[4] \mathrm{p}[3] \mathrm{p}[2] \mathrm{p}[1] \mathrm{p}[0] \tag{b}
\end{equation*}
$$

Figure1: Partial Product array for (a) unsigned (b) signed multiplication

## II. BASIC TEChNOLOGY

## A. Booth's Multiplication Algorithm

The algorithm is based on checking the bits of multiplier Y in two's compliment, which also include the implicit bit below the LSB, $Y-1=0$. Here we consider the an addition of multiplicand $2^{i}$ to the product accumulator, considering $y_{i}=0$ and $y_{i-1}=0$ and $2^{i}$ multiplicand is subtracted from the product accumulator. Hence, the final product is achieved.

## B. Steps of Booth's Algorithm implementation (Signed)

Booth's algorithm is executed by repeatedly adding one of the two multiplicands and multipliers and then performing the rightward arithmetic shift.

Consider e and famultiplicand and multiplier respectively these two values which are going to be multiplied and give product. Let, the bits of e and f be represented by x and y .
1.) Firstly we arbitrate the values of two predetermined $A$ and $S$ to obtain the product $P$. length of all these numbers should be equal $(x+y+1)$
a.) A: Substitute the value of $\mathbf{e}$ (binary) in the MSB(most significant bit) and append the remaining bits with $\mathrm{y}+1$ zeros.
$\mathrm{p} 0[7] \mathrm{p} 0[6] \mathrm{p} 0[5] \mathrm{p} 0[4] \mathrm{p} 0[3] \mathrm{p} 0[2] \mathrm{p} 0[1] \mathrm{p} 0[0]$
$+\mathrm{p} 1[7] \mathrm{p} 1[6] \mathrm{p} 1[5] \mathrm{p} 1[4] \mathrm{p} 1[3] \mathrm{p} 1[2] \mathrm{p} 1[1] \mathrm{pl}[0] 0$
$+\mathrm{p} 2[7] \mathrm{p} 2[6] \mathrm{p} 2[5] \mathrm{p} 2[4] \mathrm{p} 2[3] \mathrm{p} 2[2] \mathrm{p} 2[1] \mathrm{p} 2[0] 0$
$+\mathrm{p} 3[7] \mathrm{p} 3[6] \mathrm{p} 3$ [5] p3[4] p3[3] p3[2] p3[1] p3[0] $0 \quad 0 \quad 0$
$+\mathrm{p} 4[7] \mathrm{p} 4[6] \mathrm{p} 4[5] \mathrm{p} 4[4] \mathrm{p} 4[3] \mathrm{p} 4[2] \mathrm{p} 4[1] \mathrm{p} 4[0] 0 \quad 0 \quad 0$

+ p5[7] p5[6] p5[5] p5[4] p5[3] p5[2] p5[1] p5[0] $0 \quad 0 \quad 0 \quad 0 \quad 0$
+ p6[7] p6[6] p6[5] p6[4] p6[3] p6[2] p6[1] p6[0] $0 \quad 0 \quad 0 \quad 0 \quad 0 \quad 0$
$+\mathrm{p} 7[7]$ p7[6] p7[5] p7[4] p7[3] p7[2] p7[1] p7[0] $0 \quad 0 \quad 0 \quad 0 \quad 0 \quad 0$
b.) S: Substitute the value of -e(two's compliment notation) in the MSB (most significant bit) and append the remaining bits with $\mathrm{y}+1$ zeros.
c.) P: Substitute the MSB with $x$ bits of zeros. Then to the right of this insert the value of $\mathbf{f}$ and append the LSB(least significant bit) bits with zero.
2.) Now, consider the two least significant bits of $\mathbf{P}$.
a.) If the two least significant bits are 01, then the values of P becomes $\mathrm{P}+\mathrm{A}$. ignoring overflow
b.) If the two least significant bits are 10 , then the values of P becomes $\mathrm{P}+\mathrm{S}$. ignoring overflow
c.) If the two least significant bits are 00 , then the values of P is used as it is.
d.) If the two least significant bits are 11 , then the values of P is used as it is.
3.) After the completion of the $2^{\text {nd }}$ step we will do the Arithmetic shift by single place towards the right. Let the new value be equal to P now.
4.) For y number of times repeat the $2^{\text {nd }}$ and $3^{\text {rd }}$ step.
5.) To obtain the final product result of $e$ and $f$ we have to drop the least significant bit from P .


## Example1:Signed Booth

Considering $\mathrm{e}=0010(2),-\mathrm{e}=1101$ and $\mathrm{f}=0011(3)$.
$x=4 ; y=4$
A:0010 00000

## $S=110100000$

## $\mathrm{P}=000000110$

Performing the $2^{\text {nd }}$ step and $3^{\text {rd }}$ step for $y$ times where $y=4$.

1. $\mathrm{P}=000000110$. The last two bits are 10 $\mathrm{P}=\mathrm{P}+\mathrm{S}, 000000110+110100000=110100110$ Arithmetic shift .P=1110 10011.
2. $\mathrm{P}=11101001$ 1. The last two bits are 11. Arithmetic shift. P=1111 01001
3. $\mathrm{P}=111101001$. The last two bits are 01 $\mathrm{P}=\mathrm{P}+\mathrm{A}, 111101001+001000000=000101001$
Arithmetic shift .P=0000 10100
4. $\mathrm{P}=000010100$. The last two bits are 00 Arithmetic shift. P=0000 01010

To obtain the final result drop the least significant bit from $P$, hence we get $P=0000$ 0101 $=6$

## C. Steps of Booth's Algorithm $i^{*}$ mplementation( Unsigned)

The booth's algorithm for unsigned multiplication is almost same but the only difference is the along with repeatedly adding the two multiplicands and multipliers they are also repeatedly subtractedand then the airthmetic shift is performed. Secondly two's compliment is not done.

Consider e and fa multiplicand and multiplier respectively these two values which are going to be multiplied and give product. Let, the bits of e and $f$ be represented by x and y .
1.) Firstly we arbitrate the values of two predetermined $A$ and $S$ to obtain the product $P$. length of all these numbers should be equal $(x+y+1)$
a.) A: Substitute the value of e (binary) in the MSB(most significant bit) and append the remaining bits with $\mathrm{y}+1$ zeros.
b.) S: Substitute the value of e in the MSB (most significant bit) and append the remaining bits with $\mathrm{y}+1$ zeros.
c.) P: Substitute the MSB with $x$ bits of zeros. Then to the right of this insert the value of $f$ and append the LSB (least significant bit) bits with zero.
2.) Now, consider the two least significant bits of P .
a.) If the two least significant bits are 01, then the values of P becomes $\mathrm{P}+\mathrm{A}$. ignoring overflow
b.) If the two least significant bits are 10 , then the values of P becomes $\mathrm{P}-\mathrm{S}$. ignoring overflow
c.) If the two least significant bits are 00 , then the values of P is used as it is.
d.) If the two least significant bits are 11, then the values of $P$ is used as it is.
3.) After the completion of the $2^{\text {nd }}$ step we will do the Arithmetic shift by single place towards the right. Let the new value be equal to $P$ now.
4.) For $y$ number of times repeat the $2^{\text {nd }}$ and $3^{\text {rd }}$ step.
5.) To obtain the final product result of e and f we have to drop the least significant bit from $P$.

## Example 2 Unsigned

Considering $\mathrm{e}=0010(2),-\mathrm{e}=1101$ and $\mathrm{f}=0011(3)$.
$x=4 ; y=4$
A:0010 00000
$\mathrm{P}=000000110$
Performing the $2^{\text {nd }}$ step and $3^{\text {rd }}$ step for $y$ times where $y=4$.
5. $\mathrm{P}=000000110$. The last two bits are 10
$\mathrm{P}=\mathrm{P}-\mathrm{A}, 000000110+001000000=111010$
Arithmetic shift . $\mathrm{P}=111101$.
6. $\mathrm{P}=111101$. The last two bits are 01 .
$\mathrm{P}=\mathrm{P}+\mathrm{A}=111101+001000000=000101000$
Arithmetic shift. $\mathrm{P}=000010100$
7. $\mathrm{P}=000010100$. The last two bits are 00

Arithmetic shift .P=0000 01010
To obtain the final result drop the least significant bit from $P$, hence we get
$P=0000$ 0101 $=6$

## III. Results

In this section we have written and simulated the Verilog code on xilings of the booth's multipliers (signed and unsigned) for 4-bit and 8-bit and have verified it through a test bench, which has generated a waveform representing the output function.

The name of simulator is ISim. In this simulator we observe test benches. In test bench we get waveforms representation of the given parameters and response of the system according to given parameters.


Figure 2: RTL Booth's 8 Bit signed


Figure 3: Array Structure 8-Bit signed
Figure 3 shows the array structure and arrangement of the 8 -bit signed booth multiplier.


Figure 4: Waveform Of The Product (8-bit signed)

Figure4 shows the output waveform. Here, the input given is 8 bit value $\mathrm{a}=8^{\prime} \mathrm{b} 11111110 ; \mathrm{b}=8$ 'b11111110. After the executing the test bench according to the verilog code the output waveform is achieved which is $\mathrm{c}=0000000000000100$


Figure 5: RTL Booth's 4-Bit Signed


Figure 6:Array Structure Of 4-bit Signed
Figure6 is the representation of the array structure consisting of adders and multipliexers.


Figure 7: Waveform of The Product (4-bit signed)
Figure7 shows the output waveform. Here, the input given is 8 bit value $\mathrm{a}=4^{\prime} \mathrm{b} 1101 ; \mathrm{b}=4^{\prime} \mathrm{b} 1110$;. After the executing the test bench according to the Verilog code the output waveform is achieved which is $\mathrm{c}=00000110$.


Figure 8: RTL Booth's 8-bit Unsigned


Figure 9: Array Structure of 8-Bit Unsigned
Figure9 shows the array structure and arrangement of the 8 -bit unsigned booth multiplier.


Figure 10:Waveform Of The Product(8-bit unsigned)
Figure 10 shows the output waveform. Here, the input given is 8 bit value $\mathrm{a}=8^{\prime} \mathrm{b} 00000111 ; \mathrm{b}=8^{\prime} \mathrm{b} 000000101$. After
the executing the test bench according to the verilog code the output waveform is achieved which is $\mathrm{c}=0000000000100011$.

## unsigned_four_bit <br> 

Figure 11: RTL Booth's 4-bit Unsigned


Figure 12: Array Structure of 4-Bit Unsigned
Figure 12 shows the array structure and arrangement of the 4-bit unsigned booth multiplier.


Figure13: Waveform of The Product (4-bit unsigned)
Figure 13 shows the output waveform. Here, the input given is 4 bit value $\mathrm{a}=4^{\prime} \mathrm{b} 0111 ; \mathrm{b}=4^{\prime} \mathrm{b} 0101$;. After the executing the test bench according to the Verilog code the output waveform is achieved which is $\mathrm{c}=00100011$


Figure 14: RTL Booth's 16-bit unsigned


Figure 15: Array Structure Of 16-bit Unsigned
Figure 15 shows the array structure and arrangement of the 16-bit unsigned booth multiplier.


Figure 16: Waveform of The Product (16-bit unsigned)

Figure 16 shows the output waveform. Here, the input given is 16bit
valuea= 16 'b0000000000000111;b=16'b000000000000010
1; After the executing the test bench according to the verilog code the output waveform is achieved which is $\mathrm{c}=00000000000000000000000000100011$

Table 1: Comparison of Various Parameters

| Parameter | 4-bit <br> Signed | 4-bit <br> Unsign <br> ed | 8-bit <br> Signed | 8-bit <br> Unsign <br> ed | 16-bit <br> Unsigned |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Leakage <br> Power | 35.75 <br> mW | 35.57 <br> mW | 35.57 <br> mW | 35.57 <br> mW | 41.57 mW |
| Dynamic | 1.30 | 1.30 | 2.09 | 1.66 | 2.12 mW |
| Power | mW | mW | mW | mW | 66 |
| Total Power | 36.87 <br> mW | 36.87 <br> mW | 37.66 <br> mW | 37.23 <br> mW | 43.69 mW |
| Inputs/Outp <br> uts used | 18 | 18 | 34 | 34 | 66 |
| Dynamic <br> Current | 1.09 <br> mA | 1.09 <br> mA | 1.74 <br> mA | 1.38 <br> mA | 1.77 mA |
| Quiescent <br> Current | 13.14 <br> mA | 13.14 <br> mA | 13.15 <br> mA | 13.14 <br> mA | 13.55 mA |
| Total <br> Current | 14.23 <br> mA | 14.23 <br> mA | 14.88 <br> mA | 14.53 <br> mA | 14.91 mA |

From the above table of comparison we can see the difference in the various parameters of the multiplier of $4,8,16$ bits. The 16 -bit unsigned multiplier consumes the maximum power of 37.69 mW as compared to others the minimum power consumption is done by 4-bit singed and unsigned which is 36.87 mW . Also we can see the maximum current is consumed by the 16-bit unsigned multiplier 14.91 mA as compared to others the minimum current consumption is done by 4-bit singed and unsigned which is 14.23 ma .

## IV. CONCLUSION

Modified Booth's multiplier has been successfully implemented for both signed and unsigned numbers using Xilinx 12.4 platform. Result obtained from simulation waveforms matches exactly with the desired value for 4 bit, 8 bit and 16 bit signed and unsigned multiplier. Different parameters like leakage power, dynamic power, total power, I/O pads used, dynamic and quiescent current etc have been compared for different bits. As expected, total power dissipated for 16 bit multiplier exceeds power for 8 bit multiplier. However the difference is not large.

## References

[1] W. C. Yeh and C. W. Jen, "High Speed Booth encoded Parallel Multiplier Design," IEEE transactions on computers, vol. 49, no. 7, pp. 692-701, July 2000.
[2] Shiann-Rong Kuang, Jiun-Ping Wang, and Cang-Yuan Guo, "Modified Booth multipliers with a Regular Partial Product Array," IEEE Transactions on circuits and systems-II, vol 56, No 5, May 2009.
[3] Li-Rong Wang, Shyh-Jye Jou and Chung-Len Lee, "A well-tructured Modified Booth Multiplier Design" 978-1-4244-1617-2/08/\$25.00 © 2008 IEEE
[4] Soojin Kim and Kyeongsoon Cho "Design of High-speed Modified Booth Multipliers Operating at GHz Ranges" World Academy of Science, Engineering and Technology 612010.
[5] Shiann-Rong Kuang, Member, IEEE, Jiun-Ping Wang, and Cang-Yuan Guo" Modified Booth Multipliers With a Regular Partial Product Array" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-II: EXPRESS BRIEFS, VOL. 56, NO. 5, MAY 2009 1549-7747
[6] Ravindra P Rajput and M. N Shanmukha Swamy" High speed Modified Booth Encoder multiplier for signed and unsigned numbers", 2012 14th International Conference on Modelling and Simulation 978-0-7695-4682-7/12 © 2012 IEEE.


Manish Chaudhary born in Maharashtra on 25 september 1989. He completed the B.Tech in the field of Electronics and Communications from Greater Noida Institute of Technology (G.B.T.U, University) from Greater Noida in the year of 2011. Now, pursuing Master's Degree (M.Tech) in the field of Electronics and Communications from ITM University Gurgaon, Haryana.


Mandeep Singh Narula has completed M.Tech in Microelectronics and VLSI from IIT Kharagpur in the year 2008. His areas of interest are Low Power VLSI, RTL Verification, and Analog VLSI. He is working as Assistant Professor in ECE Department at ITM University, Gurgaon. He has over two years of experience in VLSI Industry and 3 years of teaching experience.

